•Assume:
•Single processor-memory system.
•Computation deals with data in local main memory.
•Pipeline between main memory and processor is fully utilized.
•Then by Little’s Law, the number of words in transit
between CPU and memory (i.e.
length of vector pipe, size of cache lines,
etc.)
• = memory latency x
bandwidth.
•
•